IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

DEC 0 7 2001

POWER OF ATTORNEY BY ASSIGNEE

The undersigned assignee of the entire interest in the patent applications and isseed patents dentified in the attached Exhibit A, by virtue of that certain assignment agreement dated November 27, 2000 by and among BAE Systems Information and Electronic Systems Integration, Inc. and Lockheed Martin Corporation, elects to conduct the prosecution of the patent applications and maintenance of the patents to the exclusion of the inventor(s) and earlier assignees.

The undersigned hereby declares that he has reviewed the above-referenced assignment and hereby declares that, to the best of his knowledge, title is in the Assignee, and further declares that all statements made herein of his own knowledge are true and that all statements made on information and belief are believed to be true. The assignee hereby revokes any previous powers of attorney and appoints the following attorneys, all of Swidler Berlin Shereff Friedman, LLP, to prosecute the patent applications and maintain the patents listed in the attached Exhibit A and transact all business in the Patent and Trademark Office connected therewith:

Edward A. Penningto	n 32,588	John P. Moran	30,906
Michael A. Schwartz	40,161	Robert C. Bertin	41,488
Alicia A. Meros	44,93 7	Chadwick A. Jackson	46,495
Sean P. O'Hanlon	47,252	Eric J. Franklin	37,134

Please send all written communications to:

Edward A. Pennington Swidler, Berlin, Shereff, Friedman, L.L.P. 3000 K Street, Washington, D.C. 20007 Fax (202) 295-8478

Please direct all telephone calls to: Robert C. Bertin, 202-424-7872.

ASSIGNEE

BAE SYSTEMS INFORMATION AND ELECTRONIC SYSTEMS INTEGRATION, INC.

Dale: November 15, 200)

Kevin M. Perkins

Title: Vice President and Secretary-

Company General Counsel for its IEWS business

EXHIBIT A

Title:	Application Number:	Filing Date:	Patent Number:	issue Date:
Error Detection And Fault Isolation For	08/660640	07-Jun-1996	5.915,082	22-Jun-1999
Lockstep Processor Systems	00,0000			
Process To Personalize Master Slice Wafers	08/728880	10-Oct-1996	5,858,817	12-Jan-1999
And Fabricate High Density VLSI	00,10000			
Components With A Single Masking Step				
Fault Tolerant MOSFET Driver	08/733080	16-Oct-1996	5,796,274	18-Aug-1998
	<u> </u>	06-Mar-1997	4.024.200	07-Mar-2000
Electrostatic Discharge Protection For	08/812183	00-1VIQ1-1997	6,034,399	U7-Mar-2000
Silicon-On-Insulator	00/010104	0/ 14- 1007	5.001.149	04 14-11 1000
Ring Domains For Bandwidth Sharing	08/812184	06-Mar-1997	5,901,148	04-May-1999
Secure Data Transmission On A TDM	08/837165	14-Apr-1997	5,970,095	19-Oct-1999
Isochronous Network				
Digital Multi-Channel	08/884650	27-Jun-1997	5,867,479	02-Feb-1999
Demultiplexer/Multiplex (MCD/M				
Architecture)				
Control And Telemetry Signal	08/884675	27-Jun-1997	6,188,874B1	13-Feb-2001
Communication System For Geostationary				
Satellites				
Shallow Isolation Trench Forming Process	08/987016	09-Dec-1997		
For Silicon-On-Insulator Technology				
Reversible Keypad And Display For A	08/989463	12-Dec-1997	6.052.606	18-Apr-2000
Telephone Handset				
Integrated Circuit Package And Method	09/007980	16-Jan-1998		
Increasing Density Of I/O Leads				
Multi-Channel Overvoltage Protection	09/030902	26-Feb-1998	6.127,879	03-Oct-2000
Circuit				
Digital Multi-Channel	09/241313	01-Feb-1999	6,091,704	18-Jul-2000
Demultiplexer/Multiplexer (MCD/M)				
Architecture		}		
Error Detection And Fault Isolation For	09/325641	04-Jun-1999	6,065,135	16-May-2000
Lockstep Processor Systems		[
Radiation Hardened Slx Transistor Random	09/325645	04-Jun-1999	6,111,780	29-Aug-2000
Access Memory And Memory Device				
Satellite Telephone Handset	09/384429	27-Aug-1999		
Entransport Clarin Frank Linea & Japan	00/490454	<u> </u>	4 075 090	14 4 2001
Enhanced Single Event Upset immune	09/480454	11-Jan-2000	6,275,080	14-Aug-2001
Latch Circuit	00/5000/0	10 5-6-0000		
In Situ Proximity Gap Monitor For	09/502062	10-Feb-2000		
Lithography	00/550/50	00 4 0000		
Method And Apparatus For A Single Event	09/559659	28-Apr-2000		
Upset (SEU) Tolerant Clock Splitter	00/550::0	00.0		
Method And Apparatus For A Scannable	09/559660	28-Apr-2000		
Hybrid Flip Flop			 	
Method And Apparatus For A SEU Tolerant	09/559661	28-Apr-2000		
Clock Splitter	1			

	-
	•

Title:	Application Number:	Filing Date:	Patent Number:	Issue Date:
Distributed Determination Of Explicit Rate In An ATM Communication System	09/570050	12-May-2000		
Self-Equalized Low Power Precharge Sense Amp For High Speed SRAMs	09/570064	12-May-2000	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	
Tool Suite For The Rapid Development Of Advanced Standard Cell Libraries	09/597229	20-Jun-2000		
Digital Multi-Channel Demultiplexer/Multiplexer (MCD/M) Architecture	09/625641	25-Jul-2000		
Elimination Of Narrow Device Width Effects In Complementary Metal Oxide Semiconductor (CMOS) Devices	09/741028	21-Dec-2000		
Ball Grid Array (BGA) To Column Grid Array (CGA) Conversion Process	09/774010	31-Jan-2001		
Polyphase-Discrete Fourier Transform (DFT) Sub-band Definition Filtering Architecture	09/780348	12-feb-2001		
Method And Apparatus For A Radiation Hardened Clock Splitter	09/838131	20-Apr-2001		

PATENT ASSIGNMENT

THIS PATENT ASSIGNMENT is made and entered into as of the 27th day of November 2000, between Lockheed Martin Corporation, a Maryland corporation ("Assignor"), and BAE SYSTEMS INFORMATION AND ELECTRONIC SYSTEMS INTEGRATION INC. (formerly known as BAE SYSTEMS Sanders Inc.), a Delaware corporation ("Assignee").

WITNESSETH:

WHEREAS, Assignor is the owner of the entire right, title and interest in and to all of the patents and patent applications set forth on Schedule A annexed hereto and made a part hereof and has the unrestricted right to sell, assign and transfer such patents and patent applications; and

WHEREAS, pursuant to the terms of a Transaction Agreement, dated as of July 13, 2000, by and among Assignor, Assignee and BAE SYSTEMS North America Inc., a Delaware corporation, Assignor has agreed, among other things, to transfer to Assignee said patents and patent applications;

NOW. THEREFORE, in consideration of the sum of ten (\$10.00) dollars and other good and valuable consideration paid by Assignee to Assignor, the receipt and sufficiency of which is hereby acknowledged, Assignor hereby sells, assigns, transfers and sets over to Assignee, its successors and permitted assigns, Assignor's entire right, title and interest in and to the patents and patent applications set forth on Schedule A hereto, including (without limitation) all divisions, reissues, substitutions, continuations and extensions thereof, all priority rights under the International Convention for the Protection of Industrial Property for every member country (and any other international convention or treaty), any and all Letters Patent and reissues and extensions of Letters Patent granted thereon and any and all rights corresponding to any of the foregoing throughout the world and any and all accounts, contract rights, warranties, litigation claims and rights, including the right to sue for and collect upon all claims for profits and damages as a result of past infringement, if any, and other general intangibles of Assignor related to any of the foregoing, in each case whether now existing or hereafter acquired or created, whether owned, leased or licensed beneficially or of record and whether owned, leased or licensed individually, jointly or otherwise, together with the products and proceeds thereof (including license royalties and the proceeds of infringement suits), all payments and other distributions with respect thereto and any divisions, reissues, substitutions, continuations and extensions of any and all of the foregoing (all of the foregoing herein collectively referred to as the "Patents").

Assignor further agrees that it shall on the date hereof and from time to time thereafter, at the request of Assignee, perform or cause to be performed such acts and execute, acknowledge and deliver at the request of Assignee, such documents as may reasonably be required to evidence or effectuate the sale, conveyance, assignment, transfer and delivery to Assignee of the Patents or for the performance by Assignor of any of its obligations hereunder.

IN WITNESS WHEREOF, Assignor has executed this Patent Assignment as of the date above written.

LOCKHEED MARTIN CORPORATION

BAE SYSTEMS INFORMATION AND ELECTRONIC SYSTEMS INTEGRATION INC.

Title: Vicuprovdent

DISTRICT OF COLUMBIA ss.:

On the 27th day of November, 2000, before me personally cam warren w. Lanning, to me known (or satisfactorily proven), who being be me duly swom, did depose and say that he is the Director, Busines Ventueso
Lockheed Martin Corporation, the corporation described in, and which executed the foregoing instrument, and that he was fully authorized to execute this Patent Assignment on behalf of said corporation.
Notary Public /
Notafy Public ()
DISTRICT OF COLUMBIA ss.:
On the 27 day of Newber, 2000, before me personally came D. Munns . to me known (or satisfactorily proven), who being by
me duly sworn, did depose and say that he is the Vice Revert and Science BAE SYSTEMS Information and Electronic Systems Integration Inc., the corporation described in, and which executed the foregoing instrument, and that he was fully authorized to execute this Patent Assignment on behalf of said corporation.
Liss a. Unine
Notar Public

SCHEDULE A

LM Space Electronics & Communications

CaseNumber Title	er Title						
FE-00003	High Density Integrated Circuit	Commry Status	Status	File Date	File Date ApptNumb	Issue Date	Issue Date PatNumber
FE-00006	US Expi JP Abal Process for Increasing the Immunity of IC to Ionizing Radiation	US JP iizing Radia	Expired Abandone Iion	24-Jan-1979 20-Dec-1979	5946 164876/79	17-Jun-1980 20-Jan-1984	4,208,079
FE-00007	US Secret 28-Jun-1982 FET Read Only Memory Cell With Work Line Augmented Precharging Of Bit Lines	บร บรายการเกรีย	Secret 'echarging (.	28-Jun-1982 J'Rit Lines	393,012	÷	
FE-00008	Improved Local Oxide Isolation Process	GB GB FR AT AT US DE EP	Abandone Granted Granted Granted Granted Granted	15-May-1984 24-Jul-1984 24-Jul-1984 20-Sep-1983 24-Jul-1984	095767/04 84108711.7 84108711.7 084108711.7 534,035 084108711.7	10-Nov-1988 27-Sep-1989 27-Sep-1989 16-Feb-1988 27-Sep-1989 27-Sep-1989	1464935 0135699 0135699 4,725,986 0135699
		8	1000	06-Jul-1984	643,902		

CaseNumber Title FE-00009 High Data	Density, High Performance, Single Event Up	Country Status seet Immune		File Date ApplNumb	Issue Date	PatNumber
	SN .	S Granted	ed 09-Mar-1987	23,426	10-Jan-1989	4 797 BOA
	FR	Sranted	3d 22-Jan-1988	88100947.6	13-Jan-1993	281 741
	df .	Granted	ed 20-Jan-1988	008597/88	07-Oct-1994	1878682
	EP	Granted	ed 22-Jan-1988	88100947.6	13-Jan-1993	281 741
	89	3 Granted	ed 22-Jan-1988	88100947.6	13-Jan-1993	281.741
	90	: Granted	d 22-Jan-1988	88100947.6	13-Jan-1993	3877381308
re-00010	Parity Generator Circuit And Method			•		
	EP	Pending	ig 23-Jan-1989	89101069.6		
	SN	Granted	d 17-Feb-1988	156,626	07-Nov-1989	4.879.675
	d	Lapsed	J 18-Nov-1988	290385/88	14-Oct-1992	1703279
rt:-00012	Soft Error Resistant CMOS Data Cells					
	SU	Granted	d 31-Mar-1988	176,052	25-Jul-1989	4 852 060
	89	Lapsed	1 23-Dec-1988	88121619.6	10-Jun-1992	335,008
	df.	Pending	g 20-Feb-1989	38541/89		
	3G	Lapsed	1 23-Dec-1988	88121619.6	10-Jun-1992	3871945208
1	FR	Lapsed	1 23-Dec-1988	88121619.6	10-Jun-1992	355.008
FE-00016	Process for Increasing the Immunity of IC to Ionizing Radiation	Radiation				
	SN	Secret	13-Sep-1988	246,136		

PatNumber	419,760 69028169.2 3015084 4,996,670 419,760	481,329 2549221 69117420.2 481,329 5,117,129	5,234,851
Issue Date	21-Aug-1996 21-Aug-1996 17-Dec-1999 26-Feb-1991 21-Aug-1996 21-Aug-1996	28-Feb-1996 08-Aug-1996 28-Feb-1996 28-Feb-1996 26-May-1992 28-Feb-1996	02-Dec-1996 10-Aug-1993
File Date ApplNumb	90108357.6 90108357.6 236022/90 414.889 90108357.6 90108357.6 236022/90	544,140 91117104.9 290475/91 91117104.9 598,300 91117104.9	057624/94 829,667
File Dat	03-May-1990 03-May-1990 07-Sep-1990 28-Sep-1990 03-May-1990 03-May-1990 09-Sep-1990	13-Jun-1990 08-Oct-1991 11-Oct-1991 08-Oct-1991 16-Oct-1990 08-Oct-1991	28-Mar-1994 03-Feb-1992
Country Status y Redundancy	Granted Granted Granted Granted Granted Granted Pending	Secret Granted Granted Granted Granted Granted Granted Granted Granted	Granted of <i>Piffert</i> Granted
ber Title Zero Standby Power, Radiation Hardened, Memon Circuit	EP Granted 03-Man DE Granted 03-Man JP Granted 07-Sep US Granted 07-Sep US Granted 28-Sep GB Granted 03-Man FR Granted 03-Man WO Pending 09-Sep Method for improving gate oxide reliability of SOI in Mexa Type Transistors.	US Secret 13-Jun CAIOS Off Chip Driver for Fault Tolerant Cold Sparing EP Granted 08-Oct JP Granted 08-Oct DE Granted 08-Oct FR Granted 08-Oct US Granted 16-Oct GB Granted 16-Oct GB Granted 08-Oct GB Granted 08-Oct	JP Gr Small Cell Low Contact Assistance Rugged Power Field Effect Devices And Method Of Fabrication US Gr
CaseNumber Title FE-00017 Zero Circo	FE-00020	FE-00021	FE-00029

Page 3 of 20

CaseNumber Title FE-00031 Distr	er Title Distributed Programmable Priority Arbitration	Country Status	Status	File Date	File Date ApplNumb	Issue Date	Issue Date PatNumber
FE-00035	JP US Fast Fourier Transform Using Balanced Coefficients	JP US 11/S	Granted	01-Mar-1993 30-Apr-1992	39810/93 876,239	27-Jun-1996 26-Apr-1994	2531918
		JP EP	Granted Pending	22-Oct-1991 13-Jun-1991	301336/91 91109688.1	13-Jun-1997	2662124
FE-00040	US An Electrostatic Discharge Protect Diode For Silicon-On- Insulator Technology	us ron-On-	Granled	13-Jan-1993	004,217	15-Nov-1994	5,365,469
		JP UE FR EP GB US	Granted Granted Granted Granted Granted Abandone	28-Mar-1994 17-Feb-1994 17-Feb-1994 17-Feb-1994 30-Apr-1993	6-57668/94 94102415.0 94102415.0 94102415.0 94102415.0	09-May-1997 21-Apr-1999 21-Apr-1999 21-Apr-1999	2647339 0622850 0622850 0622850
FE-00041	Method To Prevent Latch-Up And Improve Breakdown Voltage In SOI Masfets EP Per US Gra	own <i>Yolta</i> EP US	1 <i>ge</i> Pending Granted	17-Feb-1994 12-Sep-1994	94102414.3 304.639	18-Jun-1996	5,527,724

	-					
PatNumber	5,314,841	2891321	5,644,286		5,360,752	5,448,572
Issue Date	24-May-1994	26-Feb-1999	01-Jul-1997		01-Nov-1994 22-Dec-1999	05-Sep-1995 21-Nov-1996
File Date ApplNumb	054,992 94102416.8	94102416.8 078654/94 94102416.8	131,346 vign	141,505 6-253600 94113502.2	142,030 94116233.1	212,372 168828/92
File Dat	30-Apr-1993 17-Feb-1994	17-Feb-1994 18-Apr-1994 17-Feb-1994 17-Feb-1994	04-Oct-1993 uf Circuit Rede	26-Oct-1993 19-Oct-1994 30-Aug-1994	28-Oct-1993 14-Oct-1994	14-Mar-1994 26-Jun-1992
Status	Granted Pending	Pending Granted Pending Pending	Granted Hogy Witho	Pending Abandone Pending	Granted	Granted
Country A Method Of Forming A Frontside Contact To the Silicon Substrate Of A SOI Wafer	US	EP JP GB FR Power Bus Digital Communication System	US Granted 04-Oct-1993 131 Single Even Upset Hardening Of Commercial VLSI Technology Without Circuit Redesign	US JP Method To Radiation Harden The Buried Oxide In Silicon-On-Insulator Structures	US EP Spare Signal Line Switching Method and Apparatus	SU AL
CaseNumber Title FE-00042 A Me Subst		FE-00052	FE-00057	FE-00060	FE-00069	

CaseNumber Title FE-00070 Gate Devic	Country Gate Overlapped Lightly Doped Drain For Buried Channel Devices	Country Status l'Channel	Status	File Date	File Date ApplNumb	Issue Date	PatNumber
FE-00071	Current Overload Protection Circuit	GB US JP DE EP	Granted Granted Granted Granted Granted Granted	26-May-1994 30-Apr-1993 26-May-1994 04-Jun-1994 26-May-1994 26-May-1994	94108054.1 054,994 94108054.1 6-127422 94108054.1	29-Nov-1995 25-Oct-1994 29-Nov-1995 19-Sep-1997 29-Nov-1995 10-Nov-1999	0684640 5,358,879 684640 2698046 0684640
FE-00072	Single Event Upset Hardened CMOS Latch Circuit	SO.	Granled	12-Jan-1995	371,718	, 10-Oct-1995	5,457,591
FE-00073	Augnification Correction For 1-X Proximity X-Ray Lithography	. <u>S</u>	Granted	01-Feb-1995	362,112	02-Apr-1996	5,504,703
FE-00074	US Single Event Upset Immune Register With Fast Write Access	ie Access O	Granled	17-Feb-1995	389,993	02-Apr-1996	5,504,793
		o Sn	Granted	21-Feb-1995	391,798	11-Jun-1996	5,525,923

FE-00075 Chec	kpoint Retry Mechanism	Country	Status	File Date	File Date ApplNumb	Issue Date	PatNumber
		ns	Abandone	23-Aug-1988	235 345	27 Mar 1000	
		ď	Abandone	11.000-1000	0207116	0661-18W1-12	4,912,707
			One buch	00 1 4000	0201100	or-Apr-1995	1922412
		3 1	allonipov	6961-Unr-90	89110329.3	13-Aug-1995	0355286
		DE	Abandone	08-Jun-1989	89110329.3	13-Aug-1995	0355286
		F	Abandone	08-Jun-1989	89110329.3	13-Aug-1995	0355286
		EP	Abandone	08-Jun-1989	89110329.3	13-Aug-1995	0355286
FE-00090	Efficient Dual Source Fault Tolerant Power Controller	oller				•	
		ns	Granted	16-Nov-1995	559,584	28-Jan-1997	5,598,041
FE-00091	A Scaleable, Radiation Hardened Shallow Trench Isolation	Solation					
		SN	Abandone	01-Jul-1999	60/142,035		
		ns	Pending	30-Jun-2000			
FE-00092	Apparatus And Method For Cooling Standard Electronic Modules	tronic					
		ns	Abandone	19-Jan-1996	588,804		
FE-00101	Error Detection and Fault Isolation For Lockstep Processor Systems	rocessor	Systems				
		Sn	Granted	07-Jun-1996	660,640	22-Jun-1999	5,915,082
בטוטט שט		ns	Granted	04-Jun-1999	325,641	16-May-2000	6,065,135
r E-00107	A-Kay Mask Pellicle						
	·	ns	Granled	06-Sep-1996	716,657	11-Aug-1998	5,793,836

CaseNumber Title

Page 7 of 20

-
•
5
90
٠
Ē
۹.

CaseNumber Title FE-00113 Proc	ess To Personalize Master Slice Wafer And F Density VLSI Components With A Single Ma	Country Status abricate sking Step	File Dat	File Date ApplNumb	Issue Date	PatNumber
FE-00114	US Fault Tolerant AIOSFET Driver	Granled	10-Oct-1996	728,880	12-Jan-1999	5,858,817
FE-00115	US G Lithographic Patterning Method And Mask Set Therefor With Light Field Trim Mask	Granted Government (or With	16-Oct-1996	733,060	18-Aug-1998	5,796,274
FE-00121	US Ring Domains For Bandwidth Sharing	Granled	31-Oct-1996	740,598	15-Sep-1998	5,807,649
FE-00122	US G Electrostatic Discharge Protection For Silicon-On-Insulation	Granted su <i>lation</i>	06-Mar-1997	812,184	04-May-1999	5,901,148
FE-00124	Us Dual Mode Telephone Handset Satellite Telephone Handset -	Granled	06-Mar-1997	812,183	07-Mar-2000	6,034,399
FE-00124-1	US FE-00124-1 Satellite Telephone Handset	Granted	27-Mar-1997	29069642	28-Sep-1999	D414,486
FE-00126	US Secure Data Transmission on A TDM Isochronous Network	Pending N <i>vork</i>	27-Aug-1999	384,429		
	SN	Granted	14-Apr-1997	837,165	19-Oct-1999	5,970,095

C
~
_
5
9
•
=<
0
٩.

CaseNumber Title FE-00130 Impr	er Title Improved Control Telemetry Signal Communication System For Geostationary Satellites	Country Status on System For Ge	Status For Geosta	File Date ttionary Satelli	File Date ApplNumb ny Satellites	Issue Date	PatNumber
		ns	Pending	27-Jun-1997	884,675		
		SN	Pending	23-Dec-1999	804,675		
FE-00131	Digital Multi-Channel Demultiplexer/Multiplexer (MCD/M) Architecture	(MCD/M)					
		ns	Pending	25-Jul-2000	625,641		
		ns	Granted	27-Jun-1997	884,650	02-Feb-1999	5,867,479
		NS	Granted	01-Feb-1999	241,313	18-Jul-2000	6.091,704
FE-00144	Dual Mode Collision Avoidance System					•	
		ns	Abandone				
FE-00165	Radiation Hardened Six Transistor Random Access Memory and Memory Device	s Memory	and Memo	ry Device			
		SN	Abandone	04-Jun-1998	090,946		
		SN	Granted	05-Jun-1999	325,645	29-Aug-2000	6.111.780
		wo	Pending	04-Jun-1999	US99/12442		
FE-00170	Enhanced TRENCH Isolation (STI) Method for Fabricating Radiation-Tolerant Integrated Circuit Devices.	bricating	Radiation-î	Tolerant Integr	rated Circuit Dev	vices.	
		SN	Pending	30-Jun-2000	512.671		
FE-00172	High Accuracy Fabrication Of X-Ray Masks With Optical And E-Beam Lithography	Optical A	pu				
		ns	Granted	04-Jun-1996	663,826	26-May-1998	5 756 234
FE-00185	Integrated Circuit Package and Method Increasing Density Of 1/0 Leads	g Density	Of I/O Leau	s)		•	
		ns	Pending	16-Jan-1998	086,700		

CaseNumber Title	er Title	Country Status	Status	File Date	File Date' ApplNumb	Issue Date	PatNumber
r.E-00221	Distributed Determination of Explicit Rate in an ATM Communication System	tTM Come	nunication S	ystem			
		SU	Expired	03-Jun-1999	60/137,595		
		SN	Expired	19-Oct-1999	60/160,302		
;		ns	Pending	12-May-2000	570,050		
FE-00228	Elimination of Narrow Device Width Effects In Complementary Metal Oxide Semiconductor (CMOS) Devices	mplement	ary Metal O.	xide Semicom	luctor (CMOS) I	Devices	
FE-00233	US Reversible Keypad And Display For A Telephone Handset	us Handset	Unfiled				
FE-00239	US Recessed Gate Process For Silicon-On-Insulator Devices	us Devices	Granted	12-Dec-1997	989,463	18-Apr-2000	6.052,606
FE-00258	US Abandone 04-Nov-1 Shallow Isolation Trench Forming Process For Silicon-on-Insulator Technology	US Iicon-on-h	Abandone nsulator Tec	04-Nov-1997 hnology	964,022		
FE-00275	US Pending 09-Dec- Cold Spare and Voltage Interoperable Off-Chip Driver and Associated Methods	us river and ,	Pending Associated M	09-Dec-1997 Aethods	987,016		
FE-00276	US Pending 05 US Expired 02 Self Equalized Low Power Precharge Sense AMP For High Speed Memory	us us For High	Pending Expired Speed Memo	05-May-2000 02-Jun-1999 <i>n</i> 'y	566,178 60/137,174		
		sn ns ns	Pending Expired Expired	. 12-May-2000 10-Feb-2000 01-Jun-1999	570,064 60/181,559 60/137,224		·

CaseNumber Tide FE-00277 A Me	er Title A Memory Device Having Reduced Power Requirements And Associated Methods	Country Status ements And Assoc	us File Dat ociated Methods	File Date ApplNumb thods	Issue Date	Issue Date PatNumber
FE-00278	A Memory Device Having A Chip Select Speedup	US Pending eature and Assoc	US Pending 26-May-1999 Select Speedup Feature and Associated Methods	320,227		
FE-00279	US Pending Single Event Upset Hardened CMOS Latch Circuit With Fast Write Time	US Pending With Fast Write	ing 26-May-1999 ite Time	320,207		
FE-00291	Multi-Channel Overvoltage Protection Circuit	US Abandone	done 07-Oct-1998	168,430	•	
FE-00295	US Granted 26-Feb-1998 Method For Fabricating Resistors Within Semiconductor Integrated Circuit Devices	US Granted Auctor Integrated	ed 26-Feb-1998 ted Circuit Devices	030,902	03-Oct-2000	6,127,879
FE-00300	In Situ Proximity Gap Monitor For Lithography	US Pending US Expired	ng 25-Jan-2000 xd 01-Feb-1999	491,230 60/118,049		
FE-00319	US Pending 10-Feb-2000 502,062 US Expired 24-Sep-1999 60/155,571 Enhanced Local Oxidation of Silicon (L.OCOS) Method for Fabricating Radiation-Tolerant Integrated Circuit Devices	US Pending US Expired thod for Fabrical	ng 10-Feb-2000 ed 24-Sep-1999 caling Radiation-To	502,062 60/155,571 lerant Integrate	d Circuit Devie	sa:
		US Unfiled	Q.			

CaseNumber Title FE-00320 Enha	nced Single Event Upset Immune Latch Circi	untry	Status	File Date	File Date ApplNumb	Issue Date	PatNumber
FE-00321	US Pending 11-Jan-2000 480,454 WO Pending 11-Jan-2000 US00/00557 US Expired 28-Jul-1999 60/145,939 Method and Apparatus for Hardening A Static Random Access Memory Cell From Single Event Upsets	us wo us dom Acce	Pending Pending Expired	11-Jan-2000 11-Jan-2000 28-Jul-1999 Cell From Sin	480,454 US00/00557 60/145,939 Igle Event Upseta	1	
		US DE GB FR EP	Pending Pending Pending Pending	17-Nov-1999 17-Nov-1999 17-Nov-1999 17-Nov-1999	441,941 US99/27302 US99/27302 US99/27302		·
FE-00324	US Abandone 28-May-1999 607 Method For Improving Radiation Tolerance of Semiconductor Integrated Circuit Devices	US iconducto	Abandone Y' Infegrate	28-May-1999 d Circuit Devi	60/136,480 cress		
FE-00352	US US Method and Apparatus for a SEU Tolerant Clock Splitter		Pending Expired	22-Jun-2000 22-Jun-1999	60/139,897		
FE-00354	US US Method and Apparatus for A Scannable Hybrid Flip Flop		Expired Pending	30-Apr-1999 28-Apr-2000	60/131,926 559.661		
		US P	Pending Pending Expired	28-Apr-2000 28-Apr-2000 30-Apr-1999	559,660 US00/11348 60/132,121		

PatNumber

CaseNumber Title FE-00391 Singl	e Event Upset (SEU) Hardened Static Rando.	Country Status m decess Memory (File Date ApplNumb	Issue Date	PatNumber
	SN .	Expired	28-May-1999	60/136 479		
	SN	Pending	17-Nov-1999	441.942		
	SN	Pending	30-Aug-2000	651,155		
	EP	Pending	17-Nov-1999	US99/27301		
FE-00397	Circuit and Method For Limiting Inrush Current Through A Mosfet Circuit and Method For Limiting Inrush Current Through A Transistor/102	gh A Mosfer gh A Transista	r/102			
	SU WO	Expired Unfiled	30-Dec-1999	60/174,059	٠	
FE-00398	US Pending 12-Jun-2000 591 Integrated Resistor Having Aliened Body and Contact and Modes Levels	Pending	12-Jun-2000	591,958		
	Things and the samples of the sample of the samples of the samples of the samples of the samples of the sample of the s	na memoa Jou	rorming The S	ame		
FE-00406	US Storage Unit Subassembly Insertion/Extraction Tool	Provision	21-Jan-2000	60/178,247		
FE-00410	US Expired 17-Feb-199 Computer Device Having Multiple Linked Parallel Busses and Associated Method	Expired es and Associa	17-Feb-1999 Hed Method	60/120,328		
FE-00414	US Pending 14 Self-Restoring Single Event Upset (SEU) Hardened Multiport Memory Cell	Pending tiport Memory	14-Sep-2000 <i>Cell</i>			
	SU .	Expired Pending Pending	20-May-1999 15-May-2000 20-Apr-2000	60/136,478 US00/13095 553,595		

CaseNumber Title FE-00422 Syste	er Title System and Method of Providing-a Spread Spectrum Pulse Width Modulator Clock	Country rum Pulse	Status Width Mod	File Date dator Clock	File Date ApplNumb • Clock	Issue Date	PatNumber
FE-00424	US Expired 18-Oc WO Pending 12-An US Pending 12-An Afultiplexor Having A Single Event Upset (SEU) Immune Data Keeper (Treuit	us wo us finimune De	Expired Pending Pending Ha Keeper (18-Oct-1999 12-Jun-2000 12-Jun-2000 Trewit	60/159,974 USU0/20748 -591,731		
FE-00426	US Pending 08-Jun-2000 Oscillator and Method For Generating A frequency Within A Stable Frequency Range	us cy <i>Within</i> z	Pending I <i>Stable Fr</i> e	08-Jun-2000 equency Range	589,732		·
FE-00431	Method For Testing Known Good Dic	ns	Provision	05-Nov-1999	60/163,757	,	
FE-00432	US Pending 24-Jul US Expired 25-Oci Method and Apparatus for a Single Event Upset (SEU) Tolerant Clock Splitter	us us SEU) Toler	Pending Expired 'ant ('lock \$	24-Jul-2000 25-Oct-1999 iplitter	624,247 60/161,418		
FE-00434	US Expired 30 WO Pending 28 US Pending 28 Tool Suite for the Rapid Development of Advanced Standard Cell Libraries	us wo us il Standard	Expired Pending Pending Cell Librar	30-Apr-1999 28-Apr-2000 28-Apr-2000 7e.s	60/131,925 US00/11349 559,659		
FE-00436	US Pending 20-Jun-2000 597,229 A Process For Removing A Silicon-Containing Material Through Use Of A Byproduct Generated During Formation Of A Diffusion Barrier Layer	US Herial Thra	Pending rugh Uxe O	20-Jun-2000 [A Byproduct	597,229 Generated Duri	ng Formation	ОГЛ
		SO	Unfiled				

CaseNumber Title FE-00439 Incre	er Title Increasing The Susceptability Of Integrated Circuits To Ionizing Radiation	Country Status uts To Ionizing Ra	Status izing Radiatie		File Date ApplNumb	Issue Date	PatNumber
FE-00442	US Expired 11-Ju US Pending 09-Ju Semiconductor Circuit Having Increased Susceptibility To Ionizing Radiation	US US ibility To I	Expired Pending Onizing Radio	11-Jun-1999 09-Jun-2000 Iffon	60/138,718 590,405		
FE-00443	US Pending 09-Jun-20 US Expired 11-Jun-19 Semiconductor Device And Circuit Having Low Tolerance To Ionizing Radiation	US US olerance 1	Pending Expired To Ionizing Ra	09-Jun-2000 11-Jun-1999 adiation	592,4-3 60/138,720		
FE-00444	US Pending US Expired Apparatus And Method For Manufacturing A Semiconductor Circuit	US US niconducto	Pending Expired r Circuit	09-Jun-2000 11-Jun-1999	590,806 60/138,721		
FE-00449	US Pending 09-Jun-2000 Method to Harden Shallow Trench Isolation Against Total Ionizing Dose Radiation	US nst Total L	Pending onizing Dose	09-Jun-2000 Radiation	590,809		
FE-00450	US Pending 31-Jul-2000 US Expired 02-Aug-1999 601 [.] А New Radiation-Hardened Technique For Preventing Latches From Single Event Upsets	us us nting Late	Pending Expired hex From Sim	31-Jul-2000 02-Aug-1999 gle Event Ups	60/146,895 ets	·	
FE-00451	URadiation Hardened High Speed Differential Driver	us .er	Proviiled	11-Aug-2000	60/224,649		
		Sn	Expired	20-Jul-1999	60/144,731		

CaseNumber Title FE-00453 Radi	ation Hardened High Speed Differential Recc	Country Status iver	Status	File Date	File Date ApplNumb	Issue Date	PatNumber
FE-00456	US Explred 20-Jul-1999 Radiation Hardened Silicon-On-Insulator (SOI) Transistor Having A Body Contact	US ansistor i	Expired Having A Bo	20-Jul-1999 ody Contact	60/144,625		
F.E-00458	US Pendi US Expire Circuit For Filtering Single Event Effect (SEE) Induced Glitches	us us Anced Gli	Pending Expired <i>Iches</i>	01-Aug-2000 23-Dec-1999	630,216 60/171,569		·
FE-00462	US US WO Method and Apparatus Radiation Hardened Clock Splitter	-	Pending Expired Pending	30-Aug-2000 07-Sep-1999 06-Sep-2000	651 156 60/152,348 US00/24421	·	
FE-00464	Single Event Upset Immune Oscillator Circuit	Sn	Provision	28-Apr-2000	60/200,348		
FE-00469	US Pending Redundant Oscillator and Method For Generating A Regulated Signal	US A Regulai	Pending ted Signal	21-Sep-2000	667,040		
FE-00470	US Pending Controlled Hermetic Solder Sealing For Large Perimeter Components	us imeter Co	Pending mponents	10-Aug-2000	636,125		
		sn Sn	Abandone Expired	20-Jan-2000 18-Jan-2000	60/177,234 60/176,574		

CaseNumber Title FE-00471 Integ	er Title Integrated Circuits Containing Transistors Operable With Two Power Supply Voltages	Country Status ble With Two Pow	Status wo Power 5	File Date Apply Voltage	File Date ApplNumb y Voltages	Issue Date	PatNumbe
FE-00475	Voltage Step-Up Output Buffer With Low Stress	sn sn	Unfiled Provfiled	11-Aug-2000	60/224,650		
FE-00476	U Structured Login After Satellite Service Interruption	ns m	Expired	30-May-2000	60/207,913		
FE-00480	Self-Oscillating Switching Regulator	SN	Expired	18-Jan-2000	60/176,606		
FE-00481	A Radiation Tolerant Storage Array Sense Latch	ns	Pending	03-Oct-2000			
FE-00483	us Polyphase-DFT Sub-band Definition Filtering Architecture	us hitecture	Provfiled	11-Aug-2000	60/224,648		
FE-00486	US Provision 1 Use of Chalcogenide For Programming Fuses In RAM's or Other Devices	US RAM's or C	Provision Vilher Devic	11-Feb-2000	60/181,512		
FE-00489	Direct Chip Attach Micro-CGA	ns	Provision	02-May-2000	60/201,122		
		NS	Unliled				

CaseNumber Title FE-00491 Rud 1	er Title Rad Havd Ring Oscillator	Country Status	Status	File Date	File Date ApplNumb	Issue Date PatNumber	PatNumber
FE-00492	Single Event Upset Immune Lagic Family	ns	Unfiled				
FE-00498	US Provisi US Unfiled A Sense Amp Scheme Hardened for Dynamic Single Event Upsets	US US je Event U	5 _	12-May-2000	60/203,895		
FE-00503	Remate Pictures	ns	Provision	06-Jun-2000	60/209,665		
FE-00505	Reduced Stress Interface Column Grid Array	Sn	Unfiled				
FE-00508	Remote Sonar Buoys	Sn	Unfiled		·		
FE-00512	Method For Advanced Fill Pattern Creation	sn	Unfiled				
FE-00513	US Power Conservation Circuit Using The "Seebeck" Effect	us 'Effect	Unfiled				
		SN	Unfiled				

CaseNumber Title FE-00515 Meth	od Of Forming and Applications of Micropip	Country Status es and Chaleogen	File Date ApplNumb tide Waveguides	lpplNumb	Issue Date	PatNumber
FE-00516	Fault Isolation Test Methodology	US Unfiled				
FE-00521	US Unfiled Novel High-Density High-Performance CMOS SRAM Cell Design	US Unliled 4M Cell Design				
FE-00522	US Unliled Novel CMOS SRAM Cell Design with Prescribed Power-On Data State US	US Untiled Power-On Data State	נמנה 200 60/220,700			
FE-00527	Solder Column Attach	Open				
FE-00527	On-Chip High Speed Termination	Open		•		
FE-00528	An Institute Radiation Action of Integrated Circuits	Open				
FE-00539	Visitor Information System (VIS)	Open				
FE-00540	Small Area Sidewall Rapier Contact For Chalcogenide Memory Device Open	nide Memory De Open	vice			-
FE-00542	EGA to CGA Conversion Process .	Open				
Tuesday, November 21, 2000		Page 20 of 20				